
Altera Corporation 51
MAX 7000 Programmable Logic Device Family Data Sheet
Tables 37 and 38 show the EPM7256S AC operating conditions.
Table 37. EPM7256S External Timing Parameters Note (1)
Symbol Parameter Conditions Speed Grade Unit
-7 -10 -15
MinMaxMinMaxMinMax
t
PD1
Input to non-registered output C1 = 35 pF 7.5 10.0 15.0 ns
t
PD2
I/O input to non-registered
output
C1 = 35 pF 7.5 10.0 15.0 ns
t
SU
Global clock setup time 3.9 7.0 11.0 ns
t
H
Global clock hold time 0.0 0.0 0.0 ns
t
FSU
Global clock setup time of fast
input
3.0 3.0 3.0 ns
t
FH
Global clock hold time of fast
input
0.0 0.5 0.0 ns
t
CO1
Global clock to output delay C1 = 35 pF 4.7 5.0 8.0 ns
t
CH
Global clock high time 3.0 4.0 5.0 ns
t
CL
Global clock low time 3.0 4.0 5.0 ns
t
ASU
Array clock setup time 0.8 2.0 4.0 ns
t
AH
Array clock hold time 1.9 3.0 4.0 ns
t
ACO1
Array clock to output delay C1 = 35 pF 7.8 10.0 15.0 ns
t
ACH
Array clock high time 3.0 4.0 6.0 ns
t
ACL
Array clock low time 3.0 4.0 6.0 ns
t
CPPW
Minimum pulse width for clear
and preset
(2) 3.0 4.0 6.0 ns
t
ODH
Output data hold time after
clock
C1 = 35 pF (3) 1.0 1.0 1.0 ns
t
CNT
Minimum global clock period 7.8 10.0 13.0 ns
f
CNT
Maximum internal global clock
frequency
(4) 128.2 100.0 76.9 MHz
t
ACNT
Minimum array clock period 7.8 10.0 13.0 ns
f
ACNT
Maximum internal array clock
frequency
(4) 128.2 100.0 76.9 MHz
f
MAX
Maximum clock frequency (5) 166.7 125.0 100.0 MHz
Comentarios a estos manuales