Cadence M7000 Manual de usuario Pagina 3

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 66
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 2
Altera Corporation 3
MAX 7000 Programmable Logic Device Family Data Sheet
Additional design entry and simulation support provided by EDIF
2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM),
Verilog HDL, VHDL, and other interfaces to popular EDA tools from
manufacturers such as Cadence, Exemplar Logic, Mentor Graphics,
OrCAD, Synopsys, and VeriBest
Programming support
Altera’s Master Programming Unit (MPU) and programming
hardware from third-party manufacturers program all
MAX 7000 devices
–The BitBlaster
TM
serial download cable, ByteBlasterMV
TM
parallel port download cable, and MasterBlaster
TM
serial/universal serial bus (USB) download cable program MAX
7000S devices
General
Description
The MAX 7000 family of high-density, high-performance PLDs is based
on Altera’s second-generation MAX architecture. Fabricated with
advanced CMOS technology, the EEPROM-based MAX 7000 family
provides 600 to 5,000 usable gates, ISP, pin-to-pin delays as fast as 5 ns,
and counter speeds of up to 175.4 MHz. MAX 7000S devices in the -5, -6,
-7, and -10 speed grades as well as MAX 7000 and MAX 7000E devices in
-5, -6, -7, -10P, and -12P speed grades comply with the PCI Special Interest
Group (PCI SIG) PCI Local Bus Specification, Revision 2.2. See Table 3
for available speed grades.
Table 3. MAX 7000 Speed Grades
Device Speed Grade
-5 -6 -7 -10P -10 -12P -12 -15 -15T -20
EPM7032
vv v vvv
EPM7032S
vvv v
EPM7064
vvvvv
EPM7064S
vvv v
EPM7096
vvvv
EPM7128E
vvvvvv
EPM7128S
vv v v
EPM7160E
vv vv v
EPM7160S
vv v v
EPM7192E
vvv v
EPM7192S
vv v
EPM7256E
vvv v
EPM7256S
vv v
Vista de pagina 2
1 2 3 4 5 6 7 8 ... 65 66

Comentarios a estos manuales

Sin comentarios